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a b s t r a c t
Double-delay tanlock loops with fractional and integer-order filters that are straightfor-
ward to implement are proposed. The amplitude, phase and frequency of the input signal
are explicitly obtainedwith the aid of two delayed signals. Two types of loops are proposed:
direct locking loop, where locking is achieved in a single sample but the loop does not have
a filter, and an iterative locking loop, where locking is achieved using an integral iterative
action. The iterative loop implements a filter, which governs the rate of locking and filters
out unwanted noise. The iterative loop exhibits an attractive linear phase error detector
with a period of 2pi . Convergence and locking range analyses of first- and second-order
loops are introduced. The loops with two time delays are not affected by the variation in
signal power and have a wide locking range. The fractional-order dynamics of the digital
loop filter increase the loop bandwidth which increases its bandwidth but makes it sus-
ceptible to noisy signals. A fifth-order loop filter can approximate an infinite dimensional
fractional-order filter which can easily be implemented using existing fast DSP processors.
The main points of this work are illustrated via numerical simulation.
Crown Copyright© 2009 Published by Elsevier Ltd. All rights reserved.
1. Introduction
The advantages of nonuniform sampling digital phase-locked loops (DPLLs) are given in Ref. [1]. A promising variant of
nonuniform sampling DPLL is the conventional digital tanlock loop (CDTL) [2]. This loop has many attractive features such
as linearity of the phase characteristic and insensitivity to the variations in signal power. However, it did not gain popularity
due to the complexities in designing one of itsmajor components, the 90degrees phase shifterHilbert transformer. To reduce
these complexities, Hussain et al. [3], e.g., introduced a constant time-delay unit in their systemwhich avoids the limitations
and other problems that accompany the 90 degrees phase shifter. They called their loop ‘‘time-delay digital tanlock loop
(TDTL)’’. However, the introduction of a constant time delay in the system produces a nonlinear characteristic function of
the phase error, reduces the structure of the systemanddoes not provide sufficient degrees of freedom to completely identify
all the unknownparameters of a received signal, i.e., the amplitude, the frequency, and the phase shift of the incoming signal.
In addition to this, we are not sure that their convergence analysis is correct, since their work does not adhere strictly to the
fixed point theorem used in their analysis (see the Appendix).
In this paper, double-delay tanlock loops are introduced to uniquely evaluate the aforementioned parameters. We
proposed two types of locking loops. One of them locks in a single sample [4] (direct locking); however, the loop filter is just
an amplifier which makes it vulnerable to noisy signals. The other locks, iteratively, since the loop filter enjoys an integral
action on the error signal until perfect locking is attained. The iterative loop has a phase error detector that has a linear
characteristic (similar to CDTL) with a period of 2pi and, hence, our system has all the advantages of CDTL (linearity etc.) and
removes the limitations and other problems that accompany the 90 degrees phase shifter. In this communication, we study
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Fig. 1. DDIoTLL/DDFoTLL model.
the performance of our iterative system using some integer- and fractional-order digital filters. Since fractional dynamics is
a memory system, which improves the performance of many systems [5–9], a fractional-order digital loop filter is used in
this model to shape the input error signal to the digital controlled oscillator (DCO). The use of fractional-order digital loop
filters increases the order of the loop. However, with the advent of fast DSP processors, one can afford the complexity of the
fractional-order dynamics since this yields significant improvement over the integer-order counterpart for both noisy and
noise free signals.
This paper is organised as follows. Mathematical preliminaries to justify the use of two time delays are given in Section 2.
In Sections 3 and 4, the theories for direct and iterative digital locking are explained. Convergence analyses and locking
range for first- and second-order systems of integer-order filters are given in Section 4.1. A fractional-order digital filter is
discussed in Section 4.2. The performances of our double-delay fractional-order tanlock loop (DDFoTLL) [10], single-delay
integer-order tanlock loop (SDIoTLL) [3] and our double-delay integer-order tanlock loops (DDIoTLL) [4] are compared in
Section 5. The simulations done here indicate that our system is insensitive to noise and the variation in the power input
signal, has a wide locking range and achieves fast locking.
2. Systemmodel and mathematical preliminaries
The double-delay tanlock loop shown in Fig. 1 consists of a digital controlled oscillator (DCO), a loop filter, two time
delays, three nonuniform samplers, and an error estimator, which controls the nonuniform samplers of the loop via the
DCO. If the loop filter is of integer order, the loop is then called a double-delay integer-order tanlock loop (DDIoTLL), while
double-delay fractional-order tanlock loops (DDFoTLL) implement fractional-order loop filters (FoLF) instead. Similarly, the
TDTL, which utilize a single time delay, will be denoted as SDIoTLL or SDFoTLL depending on the type of filter used in their
model.
For all aforementionedmodels, the received signal is considered as a continuous sinusoidal signal with an additive white
Gaussian noise (AWGN) n(t) that can be described uniquely by the equation [4]
y = A sin(ωt + θ¯0)+ n(t), (1)
where−pi < θ¯0 ≤ pi , ω is the frequency, θ¯0 the phase and A the amplitude. Eq. (1) can be expressed in a more convenient
form as
y(t) = A sin(φ¯)+ n(t), (2)
where
φ¯(t) = ωt + θ¯0 = ω0t + θ, θ(t) = (ω − ω0)t + θ¯0, (3)
and ω0 is a nominal frequency, introduced herein for scaling purposes.
The performance of the DDIoTLL is initially considered for noiseless signals. The effect of noise on these systems is left
for further analysis. Eq. (2) depends on three independent parameters ω, θ¯0 and A. One may consider three distinct signal
measurements at three different time instants t , t − τ and t − 2τ (say) and τ > 0. Hence, a double delay is needed [4]. The
use of an additional delay does not constitute a major drawback due to the use of fast DSP processors.
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In view of the double delay, at any time t , we have the noiseless signals
y(t) = A sin(φ¯), x(t) = A sin(φ¯ − ϕ),
z(t) = A sin(φ¯ − 2ϕ), (4)
where ϕ = ωτ . In a digital phase-locked loop, the values of x(t), y(t) and z(t) can be easily recorded. Hence our problem
now is to obtain φ¯, ϕ and A explicitly in terms of x(t), y(t) and z(t). On solving the above equations, we have, for x(t) 6= 0,
ϕ = cos−1
(
y(t)+ z(t)
2x(t)
)
, φ¯(t) = tan−1
(
y(t)
u(t)
)
, (5)
where
u(t) = y(t) cos(ϕ)− x(t)
sin(ϕ)
, cos(ϕ) = y(t)+ z(t)
2x(t)
, (6)
sin(ϕ) =
√
4x(t)2 − (y(t)+ z(t))2
2|x(t)| (7)
and
A = 2|x(t)|
√
x(t)2 − y(t)z(t)
4x(t)2 − (y(t)+ z(t))2 . (8)
All the terms under the square roots can be easily shown to be positive. To have a unique value for ϕ in Eq. (5) we must
have the restriction 0 < ϕ ≤ pi . The expression tan−1 in Eq. (5) can distinguish between the four quadrants according to
the signs of u and y. If we want to have a unique value of φ¯, the restriction−pi < φ¯ ≤ pi must be satisfied. The discussion
when x(t) = 0 is given later in this section. The time points t − τ and t − 2τ can be considered as time delays. With this in
mind, we suggest herein digital phase-locked loops with two time delays.
3. Direct locking
If we use the explicit relation for ϕ given in Eq. (5), we know the value of the frequency ω in terms of x(t), y(t) and z(t)
Hence, using the frequency we can track the signal at any time point. Consider the digital phase-locked loop circuit shown
in Fig. 1, where the filter is just unit constant. Let xk = x(tk), yk = y(tk) and zk = z(tk) be the sample values of x, y and z at
t = tk. Let Tk+1 be the sampling interval between two consecutive sampling points tk and tk+1. Hence
tk+1 = Tk+1 + tk. (9)
The initial sampling frequency is the nominal frequency ω0 of the digital clock. For locking to be achieved immediately, we
let
Tk+1 = 2pi
ω
, (10)
where in view of Eq. (5), we have for the frequency ω = 1
τ
cos−1( yk+zk2xk ). The sampling interval (and hence the sampling
frequency) of the digital clock between tk and tk+1 is controlled by the signal ek = Tk+1 (see Fig. 1), where
ek = 2τpi
cos−1
(
yk+zk
2xk
) . (11)
It is clear from Eqs. (4), (9) and (10) that xk+1 = x(tk+1) = xk, yk+1 = y(tk+1) = yk and zk+1 = z(tk+1) = zk. When this
condition holds we say the system locks the incoming signal and this locking is achieved in a single step (direct locking). We
note that when xk = 0, in view of Eqs. (5)–(7), ek in Eq. (11) is not defined. In this case we use another delayed signal (not
shown in Fig. 1) s(t) = x(t − 2ϕ) in evaluating ek, i.e.,
ek = 2τpi
cos−1
(
− sk2yk
) , (12)
where sk = s(tk). An alternative expression for ek can be obtained using tan−1 instead of cos−1, i.e.,
ek = 2τpi
tan−1
(
βk
αk
) , (13)
where for xk 6= 0
βk =
√
4x2k − (yk + zk)2, αk = signum(xk)(yk + zk). (14)
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The terms under the square root can be easily shown to be positive. In the case of xk = 0
βk =
√
4y2k − s2k, αk = −signum(yk)sk. (15)
The range of locking with respect to the frequency ω is simply
0 <
ω
ω0
≤ pi
τω0
.
If we require the system to lock at zero phase error, in view of Eq. (5), we have instead of Eq. (11) or (12) we use
ek = τ(2pi − pk)cos−1(wk)
for the sampling time interval, where
wk =

yk + zk
2xk
when xk 6= 0,
− sk
2yk
when xk = 0,
(16)
pk = tan−1
(
yk
uk
)
and uk = yk cos(ϕ)− xksin(ϕ) . (17)
sin(ϕ) and cos(ϕ) are given by Eq. (26), for xk 6= 0 and by Eq. (29) for xk = 0. Statistical analysis of this single-step loop
with noise is currently being investigated. However, in Section 5, the behavior of our loop with noise is investigated via
SIMULINK.
4. Iterative locking
The one-step-locking loop does not allow us to introduce a higher-order filter in the system which can be beneficial in
handling signals with noise [10]. A digital filter also governs the locking range and phase. Hence, in this sectionwe develop a
locking system (without using the explicit expression ofω in Eq. (5)) via an iterativemethod. The iterative sampling interval
Tk is controlled by the signal ck−1 (see Fig. 1) through the relation
Tk = T0 − ck−1, k = 1, 2, . . . , (18)
where T0 = 2piω0 and ω0 is the nominal frequency of the digital clock. The digital filter in the loop governs the rate of
convergence (or locking) and the range of convergence with respect to the frequency ω. The variable ck = Z−1(D(z)E(z)),
where Z−1 is the inverse z-transform, D(z) is the z-transform of the filter transfer function and E(z) is the z-transform of ek.
The variation in Tk is analysed via an iterative equation involving φk given in Eq. (22). We start the formulation by defining
c−1 = 0 and let tk (k = 0, 1, . . .) be the sampling time. Hence,
tk = kT0 −
k−1∑
i=−1
ci (19)
and we have
φ¯k = θk − ω0
k−1∑
i=−1
ci + ω0kT0, k = 0, 1, 2, . . . (20)
where ω0kT0 = 2pik and
φ¯k = φ¯(tk), θk = θ(tk). (21)
We define the discrete phase error φk
φk = θk − ω0
k−1∑
i=−1
ci. (22)
Hence φ¯k = φk + 2pik and we obtain the relations
yk = A sin(φk), xk = A sin(φk − ϕ),
zk = A sin(φk − 2ϕ). (23)
To have a linear system, we want ek to be linear in φk. Hence in view of second part of Eq. (5), we have
ek = tan−1
(
yk
uk
)
, (24)
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where
uk = yk cos(ϕ)− xksin(ϕ) , (25)
cos(ϕ) = yk + zk
2xk
and sin(ϕ) =
√
4x2k − (yk + zk)2
2|xk| . (26)
Since, xk, yk and zk depend on φk, we have,
ek ≡ f (φk), (27)
where
f (α) = −pi + {(α + pi)modulo 2pi}. (28)
We note that when xk = 0, in view of Eqs. (5)–(7), ek in Eq. (24) is not defined. In this case, similar to the direct model, we
use another delayed signal s(t) = x(t − 2ϕ) in evaluating ek in Eq. (24), where cos(ϕ) and sin(ϕ) in Eq. (25) are given by
cos(ϕ) = − s(tk)
2yk
and sin(ϕ) =
√
4y2k − s2k
2|yk| . (29)
4.1. Integer-order digital filter
4.1.1. First-order system
In the case when D(z) = G1 (a constant), we have the (first order) iterative equation
φk+1 = g(φk), k = 0, 1, . . . , (30)
where g(φk) = φk − K1f (φk)+ T¯0, K1 = ωG = KW , K = ω0G,W = ω0ω and T¯0 = 2pi(1−W )W . Eq. (30) is a fixed point iteration.
To satisfy the fixed point theorem so that our fixed point iteration converges, we need an interval for φk and g(φk). Since
−pi < φ0 = θ¯0 ≤ pi and f (φk) = φk for−pi < φk < pi , we choose our interval (−pi, pi) as our interval. In this case we have
the linear system
φk+1 = g(φk), k = 0, 1, . . . (31)
where g(φk) = (1 − K1)φk + T¯0. For the above iteration to converge the following conditions must be satisfied for all
φk ∈ (−pi, pi)
|g ′(φk)| < 1 and − pi < g(φk) < pi. (32)
Eqs. (32) gives the following locking range:
K > 2|1−W |, K < 2W , K < 2W −W |T¯0|
pi
. (33)
The above conditions ensure that |1− K1| < 1. The rate of convergence is given by relation
‖φ∗ − φk‖ ≤ |1− K1|k‖φ0 − φ∗‖, (34)
where φ∗ = g(φ∗), the locking(converging) value of φk and ‖ • ‖ is the Euclidean norm. If we are interested in the number
of steps k required to have convergence within the radius  = ‖φ∗ − φk‖ of the fixed point φ∗, then we have the bound
k <
ln
(

‖φ0−φ∗‖
)
ln L
, (35)
where the Lipschitz constant L = |1 − K1| is an asymptotic estimate. The time T∗ required to reach within the radius  of
the fixed point φ∗ is
T∗ = kWT0 + φk − θ¯0
ω
. (36)
Since, in general, we have φk−θ¯0
ω
 1, we have the approximation
T∗ ≈ kWT0. (37)
4.1.2. Second-order system
For the second-order loop, the proportional-plus accumulation filter is
D(z) = G1 + G2
1− Z−1 . (38)
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After some algebra, this leads to the second-order linear iteration
φk+2 = (2− rK1)φk+1 + (K1 − 1)φk, (39)
where r = 1+ G2G1 . It is clear that the solution of iteration (39) is φ∗ = 0, which says that the steady state phase error is zero.
The second-order iteration will converge if the eigenvalues of the matrix
M =
(
0 1
K1 − 1 2− rK1
)
(40)
are less than unity and−pi < φk, φk+1, φk+2 < pi . Hence after some calculations we have the requirements (similar to [2])
r > 1, 0 < K < W
4
r + 1 ,
W
2
r + 1 < K < W
4
r + 1 , 0 < K < W
2
r − 1 . (41)
The rate of convergence can be measured via the relation
‖φ∗ − φk‖ ≤ ‖M‖k‖φ0 − φ∗‖, (42)
where ‖ • ‖ is an appropriate norm. The above equation can be approximated by
‖φ∗ − φk‖ ≈ ρ(M)k‖φ0 − φ∗‖, (43)
where ρ(M) is the spectral radius of the matrix M . We note that for an input signal frequency that lies within the range
given in (41), the values of ρ(M) and ‖M‖ are less than unity. We also have, using similar analysis to that of the first-order
system, the number of steps k required to reach within the radius 
k ≈
ln
(

‖φ0−φ∗‖
)
ln L
, (44)
where L = ρ(M). The time T∗ required to reach within the radius  of φ∗ is given in Eq. (37).
4.2. Fractional-order digital filter
Most tanlock and phase-locked loops utilize integer-order filters [1,3,2,11]. In DDFoTLL, however, we will implement a
digital filter of fractional order, which increases both the bandwidth and the locking speed of the loop[6]. Since fractional-
order systems are of infinite dimensions [12–14] one has to derive a finite dimensional infinite impulse response (IIR) filter
that best describes an infinite dimensional one. The following cases summarize three discretization methods that can be
used to develop a fractional-order discrete filter.
1. Direct discretization of a finite dimensional continuous transfer function using Tustin or zero-order hold [5,6].
2. Discretization of a fractional-order derivative [15,7,8]. In this case, the fractional-order derivatives are approximated
using the Grünwald–Letnikuv (GL) approximation, the Tustin method and Al-Alaoui [15] approximation. Such
approximations yield a very complex overall structure of the digital filter which is very expensive to design.
3. Discretization of a fractional-order integrator using the GL algorithm. This method is straightforward and allows the
designer to transform the structure of a fractional-order analog filter into a single integrator with a unity feedback loop.
4.2.1. Fractional-order digital filter design
The fractional-order digital filter can be designed by considering the Laplace transform of a single stage fractional-order
loop filter of order α of the form
F(s) = kf((
sµ
ωc
)α + 1) , (45)
where kf , ωc and µ are the gain, the cutoff frequency, and the time constant of the integer-order filter, respectively. The
transfer function (45) can be described by a block diagram with a feed forward single fractional-order integrator with a
unity feedback system [10]. The input–output relationship of the continuous fractional-order integrator can be discretized
using the GL algorithm [REF] as follows
Hα(z) = h
α
(t−t0)/h∑
j=0
Cαj z−j
, (46)
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Fig. 2. Fractional-order digital loop filter of order α.
where h is the integration step-size, Cαj = (−1)j
(
1− 1+αj
)
Cαj−1 and C
α
0 = 1. Replacing the fractional-order analog
integrator by the z-transfer function given by (46) yields a fractional-order digital loop filter [10]. Since the size of the
discrete approximation is expanding with time, and since the interest is to design a finite dimensional loop filter, one has
to define a relevant finite dimensional order for the system defined by (46).
LetM be the integer value of
( t−t0
h
)
which represents the instantaneous order of the fractional-order integrator. In order
to implement a reasonable and accurate approximation for 1sα , and since the weighting factors of the GL algorithm becomes
insignificant as time progress, the numerical simulation shows that a fifth-order approximation of the values of Cαj in (46)
is sufficient for 0 < α < 1 [10]. Therefore, a fifth-order z-transfer function will be sufficient to approximate a discrete
fractional-order integrator.
Since the operation of TLLs or the digital phase-locked loops is subject to noisy conditions at the receiving end, and since
the bandwidth of fractional-order filters increases as the order decreases, the DDFoTLL circuits aremore susceptible to noise.
If the fractional order is less than 0.5, the output signal follows the noise instead [5,6]. Therefore, one should not implement
a fractional-order filter of order less than 0.5 in any fractional-order PLL circuits. A typical practical order for such systems
should be between 0.75 and 0.99.
5. Numerical simulation
The performance of the DDIoTLL is first compared with that of the SDIoTLL to show the improvement obtained by using
the double delays over the single delay in tanlock loops. The direct locking method is first investigated followed by the
iterative one for noise free input signals. In all these cases, both loops were subject to input signals that lie within their
locking range. The loop filter used for the SDIoTLL is described by the z-transfer function Ds(z) = G1s + G2s1−z−1 , while for the
DDIoTLL the z-transfer function of the filter is denoted by Dd(z) = G1d+ G2d1−z−1 . The numerical simulation is then expanded
to include the performance of DDFoTLL loops by using FoLF instead of the integer-order ones. A comparison between their
performance and that of the DDIoTLL and the SDIoTLL are included for completeness.
5.1. Locking of integer-order tanlock loops
Since direct locking, (when G2s = G2d = 0), yields integer-order loops, locking of and L loops are first considered for both
direct and iterative locking. The DDIoTLL and SDIoTLL were subject to a sinusoidal input signal of a frequency ω = 500 Hz
and a zero phase. A 20% frequency step change was applied after 10 ms of operation. The free running frequency of the DCO
in both loops was initially equal to ω = ω0 = 500 Hz; i.e.W = 1, for t < 10 andW = 1.2 for t ≥ 10. The sensitivity of the
DCO in both loops is 100 Hz/V, while the uniform sampling time was chosen to be 0.1 ms.
Fig. 3 shows the performance of a SDIoTLL and a DDIoTLL using G1s = 1.5, and G1d = ω2pi = 600 for the SDIoTLL and
the DDIoTLL, respectively. The large value for G1d is due to the small error value generated by the error detector which has
to be tuned to make the phase error zero. Clearly, the direct locking of the DDIoTLL locks smoothly after 1.3 ms while the
SDIoTLL required 15 ms to lock. Moreover, the SDIoTLL generates jitter at the input of the DCO which causes an undesirable
phase noise in the SDIoTLL model. Applying a 40% step change in the input frequency instead of the 20% in both loops and
for the same values of filter gains did not affect the performance of the DDIoTLL loop. The SDIoTLL, however, locked onto
the incoming signal after 35 m with a jitter at the input of the DCO as shown in Fig. 4. This indicates that the locking range
of the SDIoTLL is smaller than that of the DDIoTLL. Further investigation is needed to define the locking range of DDIoTLL
loops.
The iterative locking of integer-order loops is depicted in Fig. 5 for a 40% step change in the input frequency. The gains of
the two filters in this are G1s = 1.5 and G2s = 10−4 for the SDIoTLL, 1 ms, while for the SDIoTLL is reduced to about 28.5 ms.
Fig. 6, however, shows the sensitivity of the SDIoTLL to small filter gain variations. Changing G2d and G2s to 10−4 forced the
SDIoTLL loop to lose locking, while the DDIoTLL remain insensitive to loop gain variations.
5.2. Locking of fractional-order tanlock loops
Since direct locking exhibits integer-order dynamics, the iterative locking of DDFoTLL loops are compared against the
DDIoTLL. The z-transfer functions of the FoLF filters used in DDFoTLL are designed by simply choosing a proper z-transfer
function, H(z) as shown in Fig. 2. For example, for α = 0.2, 0.5 or 0.9, a fifth-order approximation of fractional-order
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Fig. 3. DCO input of DDIoTLL and SDIoTLL for a 20% frequency step change.
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Fig. 4. DCO input of DDIoTLL and SDIoTLL for a 40% frequency step change using the direct model.
integrators of order is given by:
H0.2(z) = h
0.2
1− 0.2z−1 − 0.08z−2 − 0.048z−3 − 0.0336z−4 − 0.0255z−5 ,
H0.5(z) = h
0.5
1− 0.5z−1 − 0.125z−2 − 0.0625z−3 − 0.0391z−4 − 0.0273z−5 ,
H0.9(z) = h
0.9
1− 0.9z−1 − 0.045z−2 − 0.0165z−3 − 0.0087z−4 − 0.0054z−5 .
(47)
As the value ofα gets smaller, a compensation gain has to be introduced to adjust the gain attenuation of the feed forward
path due to hα(ωc/µ)α in the z-transfer function of the FoLF. This can be compensated for by tuning the loop gain Kf in Fig. 2.
Fig. 7 shows the performance of the DDFoTLL for α = 0.5, 0.9, 1 due to a 40% frequency step change. The FoLF gains were
chosen as Kf = 700 for α = 0.9 and Kf = 800 for α = 0.5. Clearly, the performance of the DDFoTLL is almost identical to
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Fig. 6. Sensitivity of DCO input of the SDIoTLL to the gain of an integral action.
that of the DDIoTLL. It instantly locks onto the received signal with a slight delay due to the higher order of the FoLF. The
analysis of DDFoTLL for noisy conditions are left for future development.
Fig. 8, on the other hand, displays the input of the DCO for α = 0.5, 0.9, 1 for a 80% step change in the input frequency.
The DDFoTLL of order 0.9 behaves better than the integer-order one. However, the DDFoTLL of order 0.5 locks almost
instantaneously with a constant phase shift. One may conclude that a lower bound on the fractional-order filters has to
be set especially when considering noisy signals.
6. Conclusion
Wehave studies nonuniform sampling of DPLLs using two timedelays that are straightforward to implement.Wedevelop
a direct loop which locks (in the noiseless case) in one sample. However, this loop does not require a loop filter. An iterative
loop is also developed which able to use fractional and integer-order filters. The main feature of the iterative loop is that
the phase error function has a linear characteristic with a period of 2pi . Due to this property, the iterative loop can be
characterized by a set of linear difference equations, thereby making it easier to analyse the loop.
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Fig. 7. DCO input of DDIoTLL and DDFoTLL of orders 0.5 and 0.9 for a 40% frequency step change.
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Fig. 8. DCO input of DDIoTLL and DDFoTLL of orders 0.5 and 0.9 for a 80% frequency step change.
Our loops are not affected by variations in signal power since its locking conditions are independent of the incoming
signal power, while the conventional DPLL (see e.g. [16]) is affected and, hence, requires an automatic gain controller (AGC)
to prevent instability problems or to achieve faster locking.
In the absence of noise, locking conditions and frequency ranges for direct and iterative loops to achieve locking
independently of initial phase errors have been obtained analytically for an input with frequency offset. However, due to
insufficient space, we only analytically obtained locking conditions, frequency ranges and convergence rate for first- and
second-order DDIoTLL systems. The frequency range and convergence behavior of DDFoTLL are investigated via numerical
simulation.
We found that numerical simulation of DDIoTLL and DDFoTLL are almost identical for noiseless signal. Both loops
outperform their SDIoTLL counterpart in almost all circumstances. The SDIoTLL suffers from jitter at the input of the DCO.
This causes an unwanted phase noise that must be avoided.
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The FoLF increases the loop bandwidth, which directly improves its locking speed. This would also increase the locking
range of fractional-order tanlock loops than the integer-order counterparts, but this would make these loops susceptible to
noisy conditions. Hence, further investigations for noisy signals have to be conducted before a final judgment is made about
the viability of such loops.
Appendix
The locking range of Hussain et al. [3] requires the result of a fixed point iteration. If the hypothesis of the fixed point
theorem is satisfied, then ‘‘independent’’ locking without noise is guaranteed. If the hypothesis is not satisfied, locking may
or may not be achieved. The fixed point theorem requires their iterative values (including their starting values) of their
phase error to lie within the interval, (−pi, pi). However, their initial phase error is
φ0 = θ¯0 − ϕ (A.1)
which, in view of the bound−pi < θ¯0 ≤ pi (see Section 2), in general, does not lie between−pi and pi . Hence, their results
regarding ‘‘independent’’ locking are not correct. In the case of ‘‘non-independent’’ locking their model requires a starting
value which is in the neighbourhood of the locked phase error φ∗. However, in general, the value of φ∗ is unknown, and
guessing a starting value close to an unknown value is a heuristic procedure.
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